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Abstract- This paper presents an integrated 2-PPM CMOS In Energy Detection receivers the UWB signal is simply
demodulator for Non-coherent Energy Detection receivers which acquired by evaluating the received pulses energy without any
inherently provides Analog-to-Digital Conversion. The device, additional information. Due to the nature of ED schemes,
called Bi-phase integrator, employs an open loop Gm - C in- . .inenitv .B
tegrator loaded with a switched capacitor network. The circuit receivers are insenstaive to BPSK (Bi-Phase Shift Keying)has been simulated in a mixed-mode UMC 0.18/im technology modulations, thus data is transmitted according to Pulse-
and its performance figures are obtained through a mixed-signal Position-Modulations (PPM) or On-Off-Keying (OOK).
simulation environment developed with the aid of ADVanceMS Thanks to the very low-power dissipation possible, the(ADMS, Mentor Graphics). Bit-Error-Rate simulations show that number of works dealing with the modeling-and-simulation
the circuit performance is about the same of an ideal Energy
Detection receiver employing infinite quantization resolution. [2], [3] and lowpiower CMOS front-ends implementaton of
In addition, the simulations show that the circuit provides a ED receivers are increasing during years [4]. Typical ED
complete offset rejection. Thanks to its low power consumption front-ends are Bi-CMOS implementations in which the energy
(1 mW during demodulation), its application is appealing for detection of the UWB pulses is performed by Integrate-and-
portable devices which aim at very low-power consumptions. Dump (I& D units): Here, two control signals, Integrate and
Index Terms- UWB Communications, VHDL-AMS, Mixed- Dump, enable respectively the integration and the storage of
Signal Integrated Circuits, Pulse Position Modulation, OTA. the UWB pulses. These units are realized with open loop
Gm - C integrators for achieving high bandwidths [4].
I. INTRODUCTION Aiming at low-power consumption, this work presents an
Impulse-Radio Ultrawideband (IR-UWB) technology is a integrated 2-PPM CMOS demodulator which employs an
promising solution for short-range indoor applications. It open-oop Gm - C structure, called Bi-phase integrator. It
is particularly suited for applications aimed at connecting consumes low power (1 mW), provides inherently Analog-
portable devices in Wireless-Private-Area-Networks (WPANs). to-Digital Conversion with significative offset rejection and
The "carrier-ess" transmission relies on short duration pulses exhibits nearly the same error-rate performance of an ideal
which satisfy FCC spectral requirements about both ultra- Energy Detection receiver. Thanks to a VHDL-AMS mixed-
wide bandwidth occupations and low power spectral densities. signal simulation environment developed with the aid of
Thanks to these features, IR-UWB is particularly suited to ADVanceMS (ADMS, Mentor Graphics) the circuit has been
ultra low-power applications in which extended battery lives tested with a reliable UWB pulses waveform database and
are a fundamental requirement [1]. Generally, transceivers BER performance figures have been obtained [5]. The circuit
are designed to exploit high bandwidth efficiency, low peak has been designed in a mixed-mode UMC CMOS 0.18 ,um
powers at transmitters, low complexities, the flexibility of technology and simulated with SPICE BSIM3 transistor mod-
supporting different data rates and reliable performance. els.
Two receiver structures are typically employed in these The rest of this paper is organised as follows: Section
systems, the coherent and the non-coherent ones. Coherent II introduces the principle of operation of the receiver and
receivers fully exploit multipath richness, gain diversity and discusses how the structure reduces the effects of parasitics
timing accuracy according to a waveform template internally on performance. Section III explains the typical design issues
generated at the receiver. Typical structures employ high and clarifies the trade-off between performance and low-power
complexity Rake-based schemes which work at very high consumptions. Section IV shows a BER comparison among an
clock frequencies and are capable of sampling sub-nanosecond ideal Energy Detection receiver and the Bi-phase demodulator;
time windows. furthermore it presents results in which the offset rejection
On the other hand, the main feature of non-coherent re- capability is proven. Finally, conclusions are drawn in section
ceivers is the possibility of acquiring the UWB pulses im- V.
mersed in a dense multipath environment without requiring
any channel estimation. The price to pay for such a complexity II. DEMODULATOR CONCEPT AND CIRCUIT ANALYSIS
decrease is a 3-dB penalty in the BER curve with respect to
coherent receivers. The non-coherent approach which requires A. Principle of operation
the lowest complexity is the Energy Detection (ED) one. Typical ED receivers front-nds include a Low-Noise-
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converted to a digital format. A typical modulation scheme practice it allows the voltage across integration capacitor Cp to
is the 2-PPM (Bi-phase Pulse-Position-Modulation) in which be zero before starting the integration of the first PPM phase.
the transmitted pulse is modulated according to its position in When the first integration starts, Inhibit is deactivated and
time. Whether a '0' is sent, the pulse is placed in the first half signal Phase 0 is asserted forcing current 'oat in the equivalent
of the Pulse-Repetition-nterval (PRI) while, in case of a '1', capacitor CLO + CP. When the first integration phase finishes,
the pulse is placed in the second one. The ED receiver thus signal Phase 0 is deactivated and Inhibit is asserted again.
demodulates data by comparing the energies of the two PPM When the second integration starts, signal Inhibit is deactivated
phases numerically. and Phase ] is asserted therefore forcing current in CL1 + CP.
The aim of this work is to allow the replacement of the In the end, the charge in CLO and CL1 is proportional to
front-end A/D with a simple zero-hreshold comparator by the input signal: After the assertion of signal Inhibit, the
giving the analog integrator the capability to provide a voltage final demodulation is possible by activating signal Compare.
whose sign determines the information bit. With respect to Charge redistribution principle is responsible for setting the
the typical Energy Detection receivers, here the front-end sign of output voltage Votl according to the information bit.
includes the Bi-phase integrator and the comparator as the The comparator gives the information bit by comparing such
final blocks rather than any ADC (figure 1). In order to show voltage to zero. Finally, signal Reset zeroes the charge in CLO
the functionalities of the block, figure 2 provides a principle and CL1 and another demodulation cycle is possible.
scheme of the sole Bi-phase unit. It is easy to understand that the device inherently provides
offset rejection thanks to its fully balanced structure. In fact,
D O° X t if the sole offset voltage Vos is present at the OTA input, the
ls resulting offset current los is fed alternatively in CLO and
vos K out CL1: After the final charge redistribution the resulting output
2 +_ 'Switched voltage is ideally zero.Antenna ta Capacitor omp
-) + NetworkOi
Bi-phaseintegrator B. Parasitic effects reductionBi-phase integrator
The calculations shown in the following clarify the use of
Fig. 1. Energy Detection receiver with Bi-phase demodulator the Inhibit signal. In the first part of the discussion no resets
switches across CP are considered. In the second part, it is
shown by means of analytical models how the Inhibit switch
Inhibit Phase 0 Compare Phase 1 can eliminate demodulation errors caused by parasitics. In this
discussion the OTA and the integration network are assumed
to be ideal.
ota C p C LO C LI Vout When the receiver acquires modulated data, the device
operates in a "steady state" mode thus integration control
(t+ signals are asserted periodically. On top of figure 3 the control
phases signals are schematized. In such conditions, the delays
between activation of Phase 0 and Phase 1 remain the same
Fig. 2. Principle of the Bi-phase integrator for each demodulation period. The figure shows different states
(from A to F) according to the current operation phase and
The demodulator includes two parts, the Operational allows to follow voltage variations across CP and integration
Transconductance Amplifier (OTA) [6] and the integration net- capacitors CLO and CL1. With this scheme it is possible
work. The former transforms the input voltage variations Vi, to focus on the initial and final conditions across CP and
into current 'oalt, while the latter, a switched capacitor network CLO, CL1 and to understand how to combine them together
[7], controls current and performs inherently Analog-o-Digital according to the full device operation, (i.e. from the beginning
Conversion. Two equal integration capacitors CLO and CL1 of Phase 0 to the end of Phase 1) to obtain the mathematical
are responsible for the integration of each of the two PPM expression representing the influence of parasitics on Vornt.
phases. The overall parasitic capacitance due to the integration State G is related to the final charge redistribution after having
network and the OTA output stage is modeled as Cp. The Bi- completed the two demodulation phases.
phase demodulator operates with five control signals, Phase 0, We define the quantity Ti as the idle time between the
Phase 1, Compare, Reset and Inhibit. The first three control the deactivation of Phase 0 and the activation of Phase 1 and
integration of the incoming UWB pulses, the fourth one resets vice-versa. To understand how the device works it is necessary
the state of the integrating capacitors and finally the fifth one to state how the initial and final conditions on voltage across
inhibits the output terminals of the transconductance amplifier Cp impact on CLO and CL1 at the beginning and at the end
and makes the circuit insensitive to parasitics contributions. As of each demodulation phase. For doin.g this we define the
explained later, the whole demodulation behaviour is based on quantities V.p'( ), Vf '( ) V?P(Th), VP '(Th, where n indicates
the charge redistribution principle, the number of demodulated periods since when the device
When the device is idle, signal Inhibit forces the differential has been synchronized. Subscripts i and f indicate the initial
output terminals of the OTA to be at the same potential. In and final conditions across Cp, during the idle period, for
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Vi4t)` SquaredUWBpulse expected integration through Cp of the input signal immersed
t
. in additive gaussian noise NIp(n) when device is in idle state.(n) "Idle" Time (n+1) NPh)
Phase 0 g This quantity is defined as N'(n)f GC Vin(t)dt. State
__t
.........-..... B - equation 2: when signal Phase 0 is activated, a first charge
AhaseB CDn B|E F G: redistribution is performed between CP and CLO, leading toPhasei ____ (in) dn± ~ -[~L-K 2ti) an initial integration voltage Vi.h) across CP + CLO. StateA CLO (n+l) C - equation 3: At the end of the integration of the UWBCompare __ F L- t XT pulses, the final voltage across CP + CLO, VJ(jJ is obtained.
Inhibit h m h h The information about the integration of the first PPM phasenhbi 71 IrF 1 Y7L 71 t is included in VO. State D - equation 4: When signal Phase
=To Ti T Ti ToTi0 1i 0 is deactivated, the remaining voltage across Cp is also the
+
. G final voltage obtained during this last phase.
*+L k p(l+l)$L 111+ For the second PPM phase, it is possible to obtain a similar(n] fphO%nl
-c~ Vvh
,7(n+7)LO h(n+l) O cp fh sto equations using the saehypotheses of above (equationsoiPp(o+l) T'P e o pi PT ). PT5-7, states E, F and G).@~~~~~| it 1+| T - Vp+ v(n+ = o1+);n +NPI
v(_n)
=
I iT Vp,(n) (n)iphl Vifpph I Cp ~ fphlfIlC +~ NI;hl5
Fig. 3. Circuit operation scheme during demodulation Vphl cp + CL1 fphl (6)
V n) = (n) + V (n) (7)
Phase 0 and Phase] operation states, respectively. Superscript V(T) = (n±l) (8)
p indicates that the quantity is related to Cp. At deactivation
of Phase 0 and Phase], voltage across CLO is maintained In this case, the quantity which accounts for the integration of
constant until state G is reached. UWB signal through CP is Nfp'(n) G- fST(t>) Vin(t)dt. The
At the successive integration (n+ 1) the charge stored in CP last condition of (8) relates the n-h demodulation cycle to the
is transferred to the load capacitors. To take into consideration successive one. At activation of signal Compare, considering
the charge transfer it is also necessary to define the quantities that the integration capacitors are equal (CLO = CL1 = CL),
(n) (n), W(n and J(n) using the same convention the final output voltage after the final charge redistribution
as above. When signals Phase O and Phase] are asserted, (state G) is given by VOt) 2 {vfpl vfh}.
the OTA performs integration of the UWB signal. During If we combine these equations, we can express V (n) as a
these phases, its output represents the information required function of (-1) (equation 9).
V(n) outfor demodulation. We thus define the quantities V0
CP+C,O fT(t-) GmVin(t) and V1 = C1 f-T GmVinr(t) V$vI) = {Vjf) L VIn) + (9
as the voltages obtained across the two CL's after having CP+CL
integrated the input signal, where To and T1 indicate the + CP {NP,(n) - NP'(n) V( +
domains of integrations of equal duration for Phase 0 and CP+CL fphl fphO 1
Phase 1, respectively. With these hypotheses it is possible to C2
obtain equations 1-4 which model the operation of the device (C+ C {VO-2fl +
for the first PPM integration. +Np,(n-) i}
p(n) VpnnIoST fp,VfphO = C + + NI<) (1) In the case in which no reset switches across Cp are employed,
(n)Cp T,,p,(n) the differential output voltage for the nth integration V(T)v(n)O fphC P (2) depends on the stochastic processes NYp and NYp both for
~pO Cp fpLOhoO ph
v(n) - (n) (n) the n-th and the (n- 1) th demodulation phase. If Cp is
fphO - iVh) +Voh(3) zero, it is easy to demonstrate that demodulation voltage is
VP,_(n) v(n) (4) ideal, that is VI(n) = -V(n)_VITn)}. To obtain a similartph1 fpho effect in presence of parasitics, it is sufficient to reset the
This first equation set is equivalent to states A-D of the charge accumulated in Cp before a new phase starts with signal
graphical representation given in figure 3. State A - equation Inhibit. In this case, VAP'(n)
1: It iS assumed that the (n-1) -th modulation has already reset switches across Cp, the obtained output voltage is ideal.
comletd tus he emanin votag acossCp s VphO ) However, in both cases, the equations presented show how
After an an idle time Ti which separates the end of the the sylmmetric structure of the circuit completely eliminates
(n-i) -th Phase 1 and the beginning of the n-th PhaseO0, it the effect of offset contribution Vos In fact, the final output
is possible to calculate the expression of VfP' (n. The formula voltage does not depend on current Ios. In summary, the
includes also the offset contribution due to Vos and the un- possibility of resetting charge in Cp before starting a new
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demodulation allows to obtain almost ideal demodulation 20 dB at 300 C, typical process) and greater self discharge in
performance. the load capacitors. Notwithstanding this, demodulation per-
formance is only marginally affected by these effects because
cmfLiCboult < the integration time is limited and also because of the relative
Vdd 1 nature of the energy comparison. The integration capacitors
Ml L L M3 are about lpF each.
X M7 M8+ Outp In the schematic, the transistors aspect ratios are such that
Vintl {8= 7 t-tVota M2 = M4, M3 Mi, M7 = M8 and M9 = MIO. If we
Vin_m g3 z z utm analyze the small-signal equivalent model, neglecting drain-
Ml M9 M10-1 - source resistances it is possible to reach a closed form of theM2 _ _ -A _vM4
equivalent OTA transconductance Gm,
7ST 9m2T I G
~~~~~~~~~~~~~~~~~~~~~(10)M5 p p M6 m 2(1 + gm7 + 97b7)r Xt X ~~~~~~~~~~~~~~gr9grr7
Gnd X 9Tn7
where gm2, gm7, gm9 are the equivalent transconductances of
.M2, M7 and M9, respectively. The quantity gmb7 is the bodyVdd 7
Outp
| 1 |effect transconductance of M7. The gain can be increased by
CMFB cmfbout rising the M2 aspect ratio and by reducing the M7 W/L withOutim M/> las3 respect to M9. As shown in the formula, gain is only affected
Gnd by the M7 body-effect transconductance. This is not surprising
because the source terminals of the other transistors (i.e. M2,
Fig. 4. Schematic of the Transconductance Amplifier M4, M9 and M10) are not connected in a differential stage
fashion. Even though the input and output stages cannot be
formally considered in a differential fashion, voltages VA and
III. DESIGN VB shown in figure 4 do not vary with the differential input
signal. This results in a "balanced" simplification of such effect
The overall schematic of the Bishase integrator is presented on both left and right branches of the circuit. In this work Gm
in figures 4 and 5. The first shows the internal Operational is 167 S at 300 C.
Transconductance Amplifier structure, while the second shows . .
'~~ ~~~i Neglecting parasitic MOSFET capacitances and taking intothe integration switches network. The aim of the design is account darasin-sourceresis tan esoh u tage, iti
to obtain a very high gain-bandwidth product to allow the also pse toacalculate (equation 11 the overall tras
integration of the UWB pulses (about 3.1-5 GHz for the first functionof theOTAIrnw
* ~~~~~function of the OTA, lo-, which depends on a generic load
sub-band). The technology employed here is a mixed-mode ipdn Z h dVie
CMOS 0.18 ,um process. The circuit is fully differential and impedance ZL,
the OTA input stage consists of a source-ollower differential 1ot 9m2 (11)
stage. Current variations at the input are mirrored in the Vin (1 + gm7 + 9-b7)(2 + ZL + ZL)
output stage through a MOSFET configuration similar to a g 9Tn7 rds2 rdsI
current mirror. For enhancing overdrives some of the employed where rd,2 and rd,j are the drain-source resistances of M2
transistors have Low-hreshold Voltages (L). and Ml, respectively. The load impedance ZL models the
The amplifier includes auto-biasing circuits and also a integration capacitances inclusive of parasitics and in the case
simple Common Mode Feedback Network (CMFB) employing of ZL = s(CL±+C,), the output function Vout = ZLIout
a differential stage only (not shown here for sake of brevity). presents a pole at low-frequency. It is easy to note that
On the one hand, as clarified in [8], the use of a common mode the equivalent output impedance of the OTA, which depends
stabilization network is mandatory for integrators employing on the above drain-source resistances, influences the cut-off
open-oop transconductors, thus an increase in the overall frequency of the resulting first order pole.
device power consumption is unavoidable. On the other hand The pole in the OTA transfer function (at about 30 MHz),
no precise control of output voltages is necessary because limits the maximum integration time to 30 ns. The integration
demodulation is based upon a relative voltage comparison. of longer pulses would cause unacceptable losses in the
In addition, temperature drifts, aging and voltage supply computed energies because the pole time constant would
variations are reflected in the two integrated voltages Vo and be comparable to the integration time. The aspect ratios of
V1 in the same way: As a result, the OTA does not require MOSFET at the OTA output stage affect gain and bandwidth
any transconductance tuning [9]. of the transconductance amplifier. Incrementing W/L has
The supply voltage is 1.8V and the colmmon mode input the effect of increasing the OTA gain and thus compensates
bias is 0.9 V. The dynamic input and output ranges are limited the various drops in the output switching network. On the
to 160mV and 600mV respectively as the work aims at low- other hand rising W/L expands the frequency of the above
power consumptions [8]. The integrator has been simulated at mentioned pole: This leads to the reduction of the maximum
different temperatures (up to 900 C) showing gain decrease of integration time and shifts down high order poles (not shown
approximately 5 dB with respect to the nominal value (about in the above formula), reducing the overall system bandwidth.
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Fig. 5. Schematic of the Switched Capacitor Network
Moreover, the selection of transistor aspect ratios signifi- IV. SIMULATIONS
cantly influences other device characteristics: An increase of In order to test the circuit in a realistic environment, an
W/L mitigates distortions and increases gain but leads to ad-hoc mixed VHDL-AMS/SPICE testbed has been created.
higher power dissipations. Thanks to the non--coherent Energy It includes all the receiver blocks shown in figure 1, such as
Detection approach receivers do not require extremely precise LNA, squaring unit, comparator, as well as the Spice model of
pulse elaboration, thus it is possible to keep low W/L and the Bi-phase demodulator that includes the BSIM3 MOSFET
take into consideration low-power aspects only. models. An UWB 802. 15.4a waveform database of measured
channel responses for an indoor multipath environment (CMI)
The demodulation performances are influenced by the sym- has been also included in the testbed: The possibility of
metrization of output-to-ground parasitic contributions in the including such pulses allows extensive BER simulations with
two switching branches and thus by the symmetry of the fully the possibility of varying the noise level. Here, the modulation
differential architecture. The structure automatically avoids takes place every 200 ns of Pulse Repetition Interval (PRI) and
this problem as the integration network intrinsically provides an integration time of 30 ns, as previously mentioned, is used
the symmetry required to keep these contributions balanced. for both the 2-PPM phases.
Moreover, each of the two integration capacitors CLO and CL1 Thanks to the flexibility of the mixed-signal simulation envi-
are implemented as a pair of anti-parallel MIM capacitors. The ronment and particularly the possibility of performing transient
integration switches, as shown in figure 5 consist of trans- simulations with reliable UWB pulses, it is possible to estimate
mission gates to ensure very low dropouts during activation, both the quiescent and the average device power consumption.
A compromised value for the aspect ratio (in this work on When the device is idle and no signal is present at the input,
the order of 20) must be chosen to minimize the effects on the power consumption, inclusive of biasing circuit, is 400,u W.
integration gain: As the aspect ratio increases, drain-source During normal operation, the power averaged on 4 ms of
resistances decrease but the higher to-ground parasitics reduce demodulation activity, is 1 mW. Even though the comparator
the integrator gzain considerably. is still an ideal block in the simulations, its power contribution
-^~~~~~~~~~de no apprcialy moif th overll poe fiue For
utn ~ ~ ~ ~ ~ ~ ~ ~ ~istne a typca coprtrueXn MSapiain
foLtanisos,chnellngthstPhave bee kepthgertha exmpecedhre.Pas
cathe minimumevales.MandeMNicc aspctras ios:Ainrefsertofp It isdeposil to omarthe circuitpnaraitcenvrformncenwtha
MOSgandnoMOrdisptof sThetansmisiton gthe os. n anrgI inldesallEnerg Deectionveceiverk empoyningafintregrschatio
Deecio pp ahre i s o o rq r etrmlyprcse LN,sqarn uit omartr,aswllaste p465oelo
TABLE I
SOME OF THE ASPECT RATIOS OF THE MOSFET EMPLOYED IN THE BI-PHASE DEMODULATOR.
MOSFET Ml M2 M3 M4 M5 M6 M7 M8 M9 M1O MP, MN
W/L(Qm) 11.2/0.24 2.4/0.24 11.2/0.24 2.4/0.24 10/10 45/5 7.2/0.24 7.2/0.24 2.4/0.24 2.4/0.24 4.8/0.24
0 careful layout placement is mandatory to minimise capacitive10- -l l l l l couplings among transistors. On the other hand, mixed-signal
V insulation techniques are essential to prevent that substrate
-
---------- ------------------couplings compromise OTA operation and inject charge in the
-1 load capacitors.
.:. ..:- --.-
...................... ....
--.......-
V. CONCLUSIONS
-
2 ;.t This paper presented a new CMOS 0.18 ,um 2-PPM de-
modulator architecture based on a switched capacitor network
X..------and a Gm - C open loop integrator. Through analytical
models it has been shown how the device manages parasitics
XIdeal curve t for obtaining very high performance. The circuit has been1-3 Witoutresttig CV =010WithoutresettingG VOS 0tested with a mixed-signal simulation environment employing
Resetting C pV- =0° the realistic TG4a channel model and the BSIM3 MOSFET
Resetting Cp Vos = 40mV models. BER simulations have shown that the device has
1-4 about the same performance of an ideal Energy Detection
1 3 5 7 9 11 13 receiver employing infinite A/D resolution. The performanceEb/NO (dB) figures show that circuit provides a total offset-rejection thanks
to its perfectly balanced output switching network. Its low
Fig. 6. BER curves comparison (ideal Energy Detection Receiver vs Bi-phase power consumption, 1 mW during demodulation, makes the
demodulator) device appealing for low-power portable devices based on the
non-coherent Energy Detection paradigm. This work justifies
further design steps such as silicon fabrication aiming at
window of 30 ns using BER simulations. Figure 6 shows
the comparison of error-rate performance between an ideal
Energy Detection receiver and the Bi-phase demodulator. For REFERENCES
the circuit three cases have been considered: In the first one
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The simulation includes 40mV of constant input offset Vos 2006.
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These important results permit to verify the correctness of the
hypotheses used in the design.
Considering the results obtained in this work, final design
steps such as silicon fabrication are worthy of consideration.
On the one hand, to ensure the symmetry of the circuit,
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